ELEX 7660 Project Report

Simon

Mike Bagheri Jeremy Barbour Alexander Bowers



ELEX 7660: Digital System Design Final Project Report Simon



Date Prepared: April 16, 2017

Table of Contents

0	Int	troduction	3
1	Ob	bjectives	3
	1.1	Primary Goals	3
	1.2	Secondary Goals	3
2	Ga	ame Interfacing	4
	2.1	Human Interface	4
	2.1	1.1 Display	4
	2.1	1.2 Audio	6
	2.1	1.3 System Block Error! Bookmark not defined	d.
3	Di	igital Design	9
4	Ph	nysical Design	0
	4.1	Push Buttons	1
	4.2	Display1	2
	4.3	Audio1	4

0 Introduction

We as a group came up with an idea of making a game that is called Simon. Simon is a mixture of hardware and software. For each level, the device creates a pattern of tones and lights and waits until a user repeats the exact same pattern by pressing the pushbuttons. Upon user's success, the game advances to the next level, and the number of tones and lights keep increasing. Upon user's failure, the game goes back to level 1.

1 Objectives

At the beginning of the project, we set two sets of goals; primary and secondary. Primary goals are the most essential; these are necessary for the game to function properly. Secondary goals are additional add-ons that require more time. Due to the limited time that we had, we mainly focused on primary goals as being our target.

1.1 Primary Goals

- Display the colour pattern to be pressed
- Display different number of colours per pattern, increasing difficulty and length
- Be able to differentiate between the push buttons that the user presses
- Recognize if the pattern entered from the user matches the generated colour pattern
- Upon entering an incorrect colour pattern the game will restart
- Display the number of consecutive rounds correctly entered on the 7-segment display

We were able to achieve all of the primary goals by the project deadline.

1.2 Secondary Goals

- Being able to limit the amount of time the user has to press the correct combination
- Upgrade the 7-segment display to an LCD display
- Making a basic game menu that would welcome a player includes; start, instruction, difficulty
- Being able to generate a unique tone for each colour as it shows the colour pattern and as the player presses the push buttons

We complete a sound addition to the game, and an appropriate sound is played for each pushbutton when the colours are being displayed. We also added a feature where it would light up the pushbuttons and play the associated sound when the user was entering the pattern but this made gameplay confusing, and so was removed. Unfortunately, due to the limited time we were not able to achieve many secondary goals.

2 Software and Hardware

Software and hardware used for this project are as follows:

Н	ardware	Software
Item	Quantity	Quartus Prime 2016
Lamps/Pushbutton	4	
4 X 7 Segment LEDS	1	
Speaker	1	
Transistors	4	
10K Resistors	4	
Soldering Board	1	
FPGA	1	

3 Game Interfacing

3.1 Human Interface

3.1.1 Display

For displaying the score on the 4X7 segment display we used 3 distinct modules.

- 1- Decode2
- 2- Decodebin
- 3- Decode7

This module activates the appropriate VCC

```
1- Decode2:
```

endmodule

This module converts binary into seperated decimals

```
2- Decodebin
```

```
module Decodebin (input logic [1:0] digit, // Clock going from 0 to 3
             output logic[3:0] idnum,
                   input [31:0] scount); // Single digit from my ID number
            reg [3:0] hundreds = 4'd0;
            reg [3:0] tens = 4'd0;
            reg [3:0] ones = 4'd0;
            reg [19:0] level;
            integer i;
            always@(digit) begin
                  begin
      level[19:8] = 0;
      level[7:0] = scount[7:0];
      // this is the double dabble algorithm it is used to convert binary to
seperated decimal values
      for (i=0; i<8; i=i+1) begin</pre>
         if (level[11:8] >= 5)
            level[11:8] = level[11:8] + 3;
         if (level[15:12] >= 5)
            level[15:12] = level[15:12] + 3;
         if (level[19:16] >= 5)
            level[19:16] = level[19:16] + 3;
         level = level << 1;</pre>
      end
      hundreds = level[19:16];
      tens = level[15:12];
             = level[11:8];
      ones
   end
            // updates score to correct stage number
            unique case (digit)
            0: idnum = ones;
            1: idnum = tens;
            2: idnum = 4'd0;
            3: idnum = 4'd0;
            endcase
      end
endmodule
```

This module turns on the correct leds depending on the score number

3- Decode7	
<pre>module decode7 (input logic [3:0] num, // Input num that w led array</pre>	will display on
<pre>output logic [7:0] leds);</pre>	// leds that will
turn on	
always_comb begin	
unique case (num)	
<pre>// Assignment of leds for each num</pre>	
0: leds <= ~(8'b_0011_111);	
1: leds <= ~(8'b_0000_0110);	
2: leds <= ~(8'b_0101_1011);	
3: leds <= ~(8'b_0100_1111);	
4: leds <= ~(8'b_0110_0110);	
5: leds <= ~(8'b_0110_1101);	
6: leds <= ~(8'b 0111 1101);	
7: leds <= ~(8'b 0000 0111);	
8: leds <= ~(8'b_0111_111);	
9: leds <= ~(8'b_0110_1111);	
endcase	
end	

endmodule

3.1.2 Audio

The following module was used as a tone generator for the project. The tone generator is given a frequency to play when each pushbutton is being lit up and is given a frequency of zero (off) when the pushbuttons are not supposed to be lit up.

```
module tonegen
  #( logic [31:0] fclk = 50 * 1000 * 1000) // clock frequency, Hz
   ( input logic [31:0] writedata, // Avalon MM bus, data
     input logic write, // " write strobe
output logic spkr, // on/off output for audio
     input logic reset, clk );
      enum logic [1:0] {reset s, write s, decr, restart} state;
      reg [31:0] frequency;
      reg signed [31:0] count;
      always comb begin
            if (reset)
                  state = reset s;
            else if (write)
                  state = write_s;
            else if (count < 1)</pre>
                  state = restart;
            else
                  state = decr;
```

end

```
always ff @(posedge clk) begin
       if (spkr)
                                                                        //define register
              spkr <= 1;</pre>
       else
              spkr <= 0;</pre>
       unique case (state)
              reset_s: begin
                     frequency <= 0;</pre>
                     count <= fclk;</pre>
                     end
              write s:
                     frequency <= writedata;</pre>
                                                                // tone frequency
              decr:
                     count <= count - (2 * frequency); // delay</pre>
              restart: begin
                     if (!spkr)
                            spkr <= 1;</pre>
                     else
                            spkr <= 0;</pre>
                     count <= fclk * 10;</pre>
              end
       endcase
end
endmodule
```

3.1.3 Pushbuttons

The following module found on FPGA4fun [1] was used to debounce the pushbuttons, as without a pushbutton debouncer the FPGA would think that the pushbuttons were pressed multiple times each press due to contact bounce. We opted for a software solution for the debouncers and not hardware solution due to ease of trouble shooting a software solution and for an easier manufacturing process.

```
module PushButton Debouncer (
    input clk,
    input PB, // "PB" is the glitchy, asynchronous to clk, active low push-button
signal
    // from which we make three outputs, all synchronous to the clock
    output reg PB state, // 1 as long as the push-button is active (down)
    output PB down, // 1 for one clock cycle when the push-button goes down (i.e.
just pushed)
    output PB up // 1 for one clock cycle when the push-button goes up (i.e. just
released)
);
// First use two flip-flops to synchronize the PB signal the "clk" clock domain
reg PB sync 0; always @(posedge clk) PB sync 0 <= ~PB; // invert PB to make
PB sync 0 active high
reg PB sync 1; always @(posedge clk) PB sync 1 <= PB sync 0;</pre>
// Next declare a 16-bits counter
```

```
BCIT, BEng Electrical
                            ELEX 7620: Signal Processing and Filtering
                                                                  Report for Simon Game Project
reg [15:0] PB cnt;
// When the push-button is pushed or released, we increment the counter
// The counter has to be maxed out before we decide that the push-button state has
changed
wire PB idle = (PB state==PB sync 1);
wire PB_cnt_max = &PB_cnt; // true when all bits of PB_cnt are 1's
always @(posedge clk)
if(PB idle)
    PB cnt <= 0; // nothing's going on
else
begin
    PB_cnt <= PB_cnt + 16'd1; // something's going on, increment the counter</pre>
    if (PB cnt max) PB state <= ~PB state; // if the counter is maxed out, PB
changed!
end
assign PB down = ~PB idle & PB cnt max & ~PB state;
assign PB up = ~PB idle & PB cnt max & PB state;
endmodule
```

Once the pushbuttons have been successfully debounced, they can be polled and then it can be determined if the correct pattern was entered. The controller simply determines if the correct button is released each time one of the pushbuttons is released. Released was chosen and not pushed for this part of the project because if it was when the button was pressed the next pattern would start right as the last button was pressed and this was confusing for the user.

if ((lcount > 0) && PBUP) begin
lcount <= lcount -1;
case(out % (NUM_LAMPS))
0: loser <= !PBY_up;
1: loser <= !PBR_up;
2: loser <= !PBB_up;
3: loser <= !PBG_up;
endcase // out % NUMLAMPS
lfsrclk <= 1;
end // end if(lcount > 0) %% PBUP

4 Digital Design

It was decided that the game would be realized using solely hardware, and so a state machine must be created for the game. The following algorithm was implemented for the game. To randomize the game each time a linear feedback shift register (LFSR) [2] was used. This is one of the reasons for a start stage, the LFSR was "seeded" during the time is takes the user to press the start button to begin the game.



Simon Game State Machine

Once the game enters the display stage of the game, the LFSR is seeded with the seed and the first colour is displayed. Once this colour has been displayed for enough time, the LFSR is clocked and then the new colour is displayed. Once the entire pattern is displayed, the game gets ready to poll the pushbuttons to see if the user presses the correct pattern.

First step is the prepare poll state, where the tone generator is turned off, and the LFSR is reseeded, an important characteristic of LFSR is used in this game, if the seed is the same to the LFSR then the resulting pattern will be the same, so there is no need to store the displayed bits in an array, they are stored within the algorithm of the LFSR.

The next step is to poll the push buttons and determine if the entered pattern matches the displayed pattern. The pushbuttons Are tested for when they are released, and this signal is high for one clock cycle when the pushbutton is just released. When the pushbutton is released the algorithm determines if the press matches the correct one from the LFSR and if it does it clocks the LFSR and continues. If the button pressed does not match the game restarts.

Once the player has Entered the whole pattern the game does back to the displaying stage and the game displays the pattern again, but this time with one more colour appended on the end.

5 Physical Design

We have decided to use an enclosure for our project in order to make it neat. We have used a soldering board to solder components such as resistors, transistors. In addition, there would be common Ground and VCC.



5.1 Push Buttons

The holes for pushbuttons were drilled first and filled to achieve the right size. The pins of each pushbuttons were carefully solder to VCC, Ground, and bread board. The use of transistor for this project is to provide enough voltage to turn the lamps inside of the pushbuttons.

5 pins of each pushbutton were used for this project.



Pushbuttons	Normally Close	Normally Open	Contact	Lamp Negative	Lamp Positive
Yellow	Ground of FPGA	VCC of FPGA	FPGA input	Collector of Transistor	VCC
Red	Ground of FPGA	VCC of FPGA	FPGA input	Collector of Transistor	VCC
Green	Ground of FPGA	VCC of FPGA	FPGA input	Collector of Transistor	VCC
Blue	Ground of FPGA	VCC of FPGA	FPGA input	Collector of Transistor	VCC



Shows the pins related to data transfer from FPGA.	
--	--

Pushbuttons	Input to FPGA	Output from FPGA for turning on Lamps
Yellow	PIN_j14	PIN_L14
Red	PIN_K15	PIN_M10
Green	PIN_L13	PIN_J16
Blue	PIN_N14	PIN_J13



5.2 Display

The same process that was used for pushbuttons were also used here, we used drill and file to achieve the appropriate size for the display.

Used For	Output Pins from FPGA
LED[0]	PIN_A5
LED[1]	PIN_B6
LED[2]	PIN_B7
LED[3]	PIN_A7
LED[4]	PIN_C8

LED[5]	PIN_E7
LED[6]	PIN_E8
LED[7]	PIN_F9
CT[0]	PIN_A12
CT[1]	PIN_C11
CT[2]	PIN_E11
CT[3]	PIN_C9



BCIT, BEng Electrical

5.3 Audio

We have decided to add a speaker in order to hear a unique tone specifically for different colours. The speaker plays a distinct sound when the colours are displayed to aid memory.



6 References

- [1] "FPGA fun," [Online]. Available: http://www.fpga4fun.com/Debouncer2.html. [Accessed 3 April 2017].
- [2] D. K. Tala, "asic world," 9 February 2014. [Online]. Available: http://www.asic-world.com/examples/verilog/lfsr.html. [Accessed 28 March 2017].

7 Appendix: Source Code

The following code is all of the modules in the game, including the top level module.

```
parameter NUM LAMPS = 4;
      parameter SEED BITS = 16;
      parameter NOTE C = 2616;
      parameter NOTE D = 2937;
      parameter NOTE E = 3296;
      parameter NOTE F = 3492;
      parameter NOTE G = 3920;
module lab1 ( input logic CLOCK 50, // 50 MHz clock
              output logic [3:0] LAMPS, output logic [7:0] leds,
                              output logic [3:0] ct,
                          input logic PBY, input logic PBR, input logic PBB, input
logic PBG,
                           output logic spkr) ;
                [31:0]count = 0;
      reg
      req
                 [(SEED BITS -1):0]out = 0;
                 rst = \overline{0}, loser = 0, lfsrclk, reset = 0, write = 1, PBPRESS,
      reg
PBDOWN, PBUP, PBY state, PBY down, PBY up, PBR state, PBR down, PBR up, PBB state,
PBB down, PBB up , PBG state, PBG down, PBG up;
      reg
                        [31:0] scount = 0, speakerfreq = 0, finishcount = 0;
      reg signed [31:0] lcount = 0;
                 [(SEED BITS - 1):0] seed = 8'b0101 0101; // lfsr seed
      reg
                        {start, init, display, preparepoll, poll, polltodisplay,
      enum
finish} state = start, statenext;
      lab1clk lab1clk 0 ( CLOCK 50, clk ) ;
      decode2 decode2 0 (.digit,.ct) ;
      bcitid bcitid 0 (.digit,.idnum, .scount);
      decode7 decode7 0 (.num(idnum),.leds) ;
                        logic [1:0] digit ;
                              logic [3:0] idnum ;
      lfsr lfsr 0(.out, .clk(lfsrclk), .rst, .seed);
      PushButton Debouncer YellowPB( .clk(CLOCK 50), .PB(PBY),
.PB state(PBY state), .PB down(PBY down), .PB up(PBY up));
      PushButton Debouncer RedPB( .clk(CLOCK 50), .PB(PBR), .PB state(PBR state),
.PB down (PBR down), .PB up (PBR up) );
      PushButton Debouncer BluePB( .clk(CLOCK 50), .PB(PBB), .PB state(PBB state),
.PB_down(PBB_down), .PB_up(PBB_up));
      PushButton Debouncer GreenPB( .clk(CLOCK 50), .PB(PBG),
.PB state (PBG state), .PB down (PBG down), .PB up (PBG up) );
      tonegen tonegen 0( .clk(CLOCK 50), .reset, .spkr, .write,
.writedata(speakerfreq));
            logic clk ;
                              always ff @(posedge clk)
                                digit <= digit + 1'b1 ;</pre>
   always ff @ (posedge CLOCK 50) begin
        write <= 0;
```

```
rst <= 0;
   lfsrclk <= 0;</pre>
   state <= statenext;</pre>
   case(state)
   start: begin
   seed <= seed + 1;</pre>
   count <= count + 1;</pre>
   if (count > 50*1000*1000 ) begin
   count <= 0;</pre>
   if((LAMPS >= (1 << 3)) || (LAMPS == 0))</pre>
    LAMPS <= 1;
   else
       LAMPS <= LAMPS << 1;
   end
   end // end case start:
   init: begin
   write <= 1;
   rst <= 1;
   lfsrclk <= 1;</pre>
   count = 0;
   end // end begin
   display: begin
count <= count + 1;</pre>
   if(count < 10 * 1000 * 1000) begin</pre>
       LAMPS \leq 0;
       write <= 1;
       case(out % (NUM LAMPS))
        0: speakerfreq <= NOTE C;
        1: speakerfreq <= NOTE_D;
        2: speakerfreq <= NOTE_E;</pre>
        3: speakerfreq <= NOTE F;
       endcase // endcase
       end // end if
   else begin
    LAMPS <= (1 << (out % (NUM_LAMPS)));
   end // end else
   if (count > 35 * 1000 * 1000 ) begin
    lfsrclk <= 1;</pre>
       count <= 0;</pre>
       lcount <= lcount + 1;</pre>
   end
   end // end display
 preparepoll: begin
       rst <= 1;
                             // reset the LFSR
       write <= 1;
       speakerfreq <= 0;</pre>
```

```
\mathbf{end}
```

```
poll: begin
             if ((lcount > 0) && PBUP) begin
             lcount <= lcount -1;</pre>
             case(out % (NUM LAMPS))
             0: loser <= !PBY up;</pre>
              1: loser <= !PBR_up;
              2: loser <= !PBB up;</pre>
              3: loser <= !PBG_up;</pre>
             endcase // out % NUMLAMPS
             lfsrclk <= 1;</pre>
            end // end if(lcount > 0) %% PBUP
       end // end poll
      polltodisplay: begin
       scount <= scount + 1; // next level!</pre>
       rst <= 1;
count <= 0;</pre>
                               // reseed lfsr
                               // reset timer
      end // endpolltodisplay
      finish: begin
       scount <= 0;</pre>
       loser <= 0;</pre>
       LAMPS <= '1;
      end
      endcase
end
always comb begin
      PBPRESS = PBY state || PBR state || PBB state || PBG state;
      PBDOWN = PBY down || PBR down || PBB down || PBG down;
      PBUP = PBY up || PBR up || PBB up || PBG up;
      if ((state == start) && (PBY state || PBR state || PBB state || PBG state) )
       statenext = init;
      else if (state == init)
       statenext = display;
      else if ((state == display) && (lcount > (scount)))
       statenext = preparepoll;
      else if (state == preparepoll)
       statenext = poll;
      else if ((state == poll) && (loser || (lcount < 1)))</pre>
       statenext = loser ? finish : polltodisplay;
      else if (state == polltodisplay)
       statenext = display;
      else if ((state == finish) && (finishcount < 50 * 1000 * 1000 * 10))
       statenext = start;
      else
       statenext = state;
end
endmodule
module decode2 (input logic [1:0] digit,
            output logic [3:0] ct);
      always comb begin
            case (digit)
                                          // Enable appropriate Vcc
```

```
0: ct = 4'b 0001;
            1: ct = 4'b 0010;
            2: ct = 4'b_0100;
            3: ct = 4'b 1000;
            endcase
      end
endmodule
module bcitid (input logic [1:0] digit,
                                                     // Clock going from 0 to 3
            output logic[3:0] idnum,
                   input [31:0] scount); // Single digit from my ID number
            reg [3:0] hundreds = 4'd0;
            reg [3:0] tens = 4'd0;
            reg [3:0] ones = 4'd0;
            reg [19:0] level;
            integer i;
            always@(digit) begin
                  begin
      level[19:8] = 0;
      level[7:0] = scount[7:0];
      for (i=0; i<8; i=i+1) begin</pre>
         if (level[11:8] >= 5)
            level[11:8] = level[11:8] + 3;
         if (level[15:12] >= 5)
            level[15:12] = level[15:12] + 3;
         if (level[19:16] >= 5)
            level[19:16] = level[19:16] + 3;
         level = level << 1;</pre>
      end
      hundreds = level[19:16];
      tens = level[15:12];
      ones = level[11:8];
   end
            unique case (digit)
            0: idnum = ones;
                                                // Last ID number
            1: idnum = tens;
            2: idnum = 4'd0;
            3: idnum = 4'd0; // Fist ID number
            endcase
      end
```

```
endmodule
```

ELEX 7620: Signal Processing and Filtering

```
module decode7 ( input logic [3:0] num,
                                              // Input num that will display on
led array
                              output logic [7:0] leds); // leds that will
turn on
                  always_comb begin
                              unique case (num)
                              // Assignment of leds for each num
                              0: leds <= ~(8'b_0011_1111);
                              1: leds <= ~(8'b_0000_0110);
                              2: leds <= ~(8'b 0101 1011);
                              3: leds <= ~(8'b 0100 1111);
                              4: leds <= ~(8'b 0110 0110);
                              5: leds <= ~(8'b 0110 1101);
                              6: leds <= ~(8'b 0111 1101);
                              7: leds <= ~(8'b 0000 0111);
                              8: leds <= ~(8'b 0111 1111);
                              9: leds <= ~(8'b 0110_1111);
                              endcase
                    end
endmodule
module lfsr (output reg [(SEED BITS - 1):0]out, input clk, input rst, input
[(SEED BITS - 1):0] seed);
  wire feedback;
  assign feedback = ~(out[7] ^ out[2]);
always @ (posedge clk, posedge rst)
  begin
    if (rst)
     out = seed;
    else
      out = {out[(SEED BITS - 2):0],feedback};
  end
endmodule
module PushButton Debouncer(
    input clk,
    input PB, // "PB" is the glitchy, asynchronous to clk, active low push-button
signal
    // from which we make three outputs, all synchronous to the clock
    output reg PB_state, // 1 as long as the push-button is active (down)
    output PB down, // 1 for one clock cycle when the push-button goes down (i.e.
just pushed)
    output PB up // 1 for one clock cycle when the push-button goes up (i.e. just
released)
);
```

```
// First use two flip-flops to synchronize the PB signal the "clk" clock domain
reg PB sync 0; always @ (posedge clk) PB sync 0 <= ~PB; // invert PB to make
PB sync 0 active high
reg PB sync 1; always @(posedge clk) PB sync 1 <= PB sync 0;
// Next declare a 16-bits counter
reg [15:0] PB cnt;
// When the push-button is pushed or released, we increment the counter
// The counter has to be maxed out before we decide that the push-button state has
changed
wire PB idle = (PB state==PB sync 1);
wire PB_cnt_max = &PB_cnt; // true when all bits of PB_cnt are 1's
always @(posedge clk)
if(PB idle)
    PB cnt <= 0; // nothing's going on
else
begin
    PB cnt <= PB cnt + 16'dl; // something's going on, increment the counter
    if (PB cnt max) PB state <= ~PB state; // if the counter is maxed out, PB
changed!
end
assign PB down = ~PB idle & PB cnt max & ~PB state;
assign PB up = ~PB idle & PB cnt max & PB state;
endmodule
module tonegen
  #( logic [31:0] fclk = 50 * 1000 * 1000)
                                              // clock frequency, Hz
   ( input logic [31:0] writedata, // Avalon MM bus, data
input logic write, // " write strobe
output logic spkr, // on/off output for a
                                   // on/off output for audio
     input logic reset, clk );
      enum logic [1:0] {reset s, write s, decr, restart} state;
      reg [31:0] frequency;
      reg signed [31:0] count;
      always comb begin
            if (reset)
                  state = reset s;
            else if (write)
                  state = write s;
            else if (count < 1)</pre>
                  state = restart;
            else
                  state = decr;
      end
      always ff @(posedge clk) begin
            if (spkr)
                                                                      //define register
                   spkr <= 1;
            else
                  spkr <= 0;
            unique case (state)
                   reset s: begin
```

```
frequency <= 0;</pre>
                   count <= fclk;</pre>
                   end
             write_s:
                   frequency <= writedata; // tone frequency</pre>
             decr:
                   count <= count - (2 * frequency); // delay</pre>
             restart: begin
                   if (!spkr)
                          spkr <= 1;
                   else
                          spkr <= 0;
                   count <= fclk * 10;</pre>
             end
      endcase
end
```

endmodule

8 Appendix: PINOUTS

The following file is the pinouts assigned for the project.

CLOCK_50	Locatio	n	PIN_R	8	Yes	
LED[4]	Locatio	n	PIN_D	1	Yes	
LED[5]	Locatio	n	PIN_F3	3	Yes	
LED[6]	Locatio	n	PIN_B	1	Yes	
LED[7]	Locatio	n	PIN_L	3	Yes	
KEY[0]	Locatio	n	PIN_J1	5	Yes	
KEY[1]	Locatio	n	PIN_E	1	Yes	
SW[0] Locatio	on	PIN_M	[1	Yes		
SW[1] Locatio	on	PIN_T	8	Yes		
SW[2] Locatio	on	PIN_B	9	Yes		
SW[3] Locatio	on	PIN_M	[15	Yes		
DRAM_ADD	R[0]	Locatio	on	PIN_P	2	Yes
DRAM_ADD	R[1]	Locatio	on	PIN_N	5	Yes
DRAM_ADD	R[2]	Locatio	on	PIN_N	6	Yes
DRAM_ADD	R[3]	Locatio	on	PIN_M	18	Yes
DRAM_ADD	R[4]	Locatio	on	PIN_P	8	Yes
DRAM_ADD	R[5]	Locatio	n	PIN_T	7	Yes
DRAM_ADD	R[6]	Locatio	on	PIN_N	8	Yes
DRAM_ADD	R[7]	Locatio	on	PIN_T	6	Yes
DRAM_ADD	R[8]	Locatio	on	PIN_R	1	Yes
DRAM_ADD	R[9]	Locatio	on	PIN_P	1	Yes
DRAM_ADD	R[10]	Locatio	on	PIN_N	2	Yes
DRAM_ADD	R[11]	Locatio	on	PIN_N	1	Yes
DRAM_ADD	R[12]	Locatio	on	PIN_L	4	Yes
DRAM_BA[0]	Locatio	on	PIN_M	17	Yes
DRAM_BA[1]	Locatio	on	PIN_M	16	Yes
DRAM_CKE	Locatio	n	PIN_L′	7	Yes	
DRAM_CLK	Locatio	n	PIN_R	4	Yes	
DRAM_CS_N	Locatio	n	PIN_Pe	5	Yes	
DRAM_DQ[0]	Locatio	on	PIN_G	2	Yes
DRAM_DQ[1]	Locatio	on	PIN_G	1	Yes
DRAM_DQ[2]	Locatio	n	PIN_L	8	Yes

DRAM_DQ[3	3]	Locati	on	PIN_K	5	Yes
DRAM_DQ[4	4]	Locati	on	PIN_K	2	Yes
DRAM_DQ[5	5]	Locati	on	PIN_J	2	Yes
DRAM_DQ[6	6]	Locati	on	PIN_J	1	Yes
DRAM_DQ[7	7]	Locati	on	PIN_R	.7	Yes
DRAM_DQ[8	8]	Locati	on	PIN_T	4	Yes
DRAM_DQ[9	9]	Locati	on	PIN_T	2	Yes
DRAM_DQ[1	[0]	Locati	on	PIN_T	3	Yes
DRAM_DQ[1	[1]	Locati	on	PIN_R	.3	Yes
DRAM_DQ[1	12]	Locati	on	PIN_R	.5	Yes
DRAM_DQ[1	[3]	Locati	on	PIN_P	3	Yes
DRAM_DQ[1	[4]	Locati	on	PIN_N	[3	Yes
DRAM_DQ[1	[5]	Locati	on	PIN_K	.1	Yes
DRAM_DQM	1[0]	Locati	on	PIN_R	.6	Yes
DRAM_DQM	1[1]	Locati	on	PIN_T	5	Yes
DRAM_CAS	N	Locati	on	PIN_L	1	Yes
DRAM_RAS	N	Locati	on	PIN_L	2	Yes
DRAM_WE_	N	Locati	on	PIN_C	2	Yes
I2C_SCLK	Locati	on	PIN_F	2	Yes	
I2C_SDAT	Locati	on	PIN_F	1	Yes	
G_SENSOR_	CS_N	Locati	on	PIN_G	5	Yes
G_SENSOR_	INT	Locati	on	PIN_N	12	Yes
GPIO_2[0]	Locati	on	PIN_A	.14	Yes	
GPIO_2[1]	Locati	on	PIN_B	16	Yes	
GPIO_2[2]	Locati	on	PIN_C	214	Yes	
GPIO_2[3]	Locati	on	PIN_C	216	Yes	
GPIO_2[4]	Locati	on	PIN_C	215	Yes	
GPIO_2[5]	Locati	on	PIN_C	016	Yes	
GPIO_2[6]	Locati	on	PIN_C	015	Yes	
GPIO_2[7]	Locati	on	PIN_C	014	Yes	
GPIO_2[8]	Locati	on	PIN_F	15	Yes	
GPIO_2[9]	Locati	on	PIN_F	16	Yes	
GPIO_2[10]	Locati	on	PIN_F	14	Yes	
GPIO_2[11]	Locati	on	PIN_C	516	Yes	
GPIO_2[12]	Locati	on	PIN_C	615	Yes	

GPIO_2_IN[()] L	ocation	PIN	_E15	Yes
GPIO_2_IN[1] L	ocation	PIN	E16	Yes
GPIO_2_IN[2	2] L	ocation	PIN	_M16	Yes
GPIO_0_IN[()] L	ocation	PIN	_A8	Yes
GPIO_0[0]	Location	PIN	_D3	Yes	
GPIO_0_IN[1] L	ocation	PIN	[_B8	Yes
GPIO_0[1]	Location	PIN	_C3	Yes	
GPIO_0[2]	Location	PIN	_A2	Yes	
GPIO_0[3]	Location	PIN	_A3	Yes	
GPIO_0[4]	Location	PIN	_B3	Yes	
GPIO_0[5]	Location	PIN	_B4	Yes	
GPIO_0[6]	Location	PIN	_A4	Yes	
GPIO_0[7]	Location	PIN	_B5	Yes	
GPIO_0[8]	Location	PIN	_A5	Yes	
GPIO_0[9]	Location	PIN	_D5	Yes	
GPIO_0[10]	Location	PIN	_B6	Yes	
GPIO_0[11]	Location	PIN	_A6	Yes	
GPIO_0[12]	Location	PIN	_B7	Yes	
GPIO_0[13]	Location	PIN	_D6	Yes	
GPIO_0[14]	Location	PIN	_A7	Yes	
GPIO_0[15]	Location	PIN	_C6	Yes	
GPIO_0[16]	Location	PIN	_C8	Yes	
GPIO_0[17]	Location	PIN	_E6	Yes	
GPIO_0[18]	Location	PIN	_E7	Yes	
GPIO_0[19]	Location	PIN	_D8	Yes	
GPIO_0[20]	Location	PIN	_E8	Yes	
GPIO_0[21]	Location	PIN	_F8	Yes	
GPIO_0[22]	Location	PIN	_F9	Yes	
GPIO_0[23]	Location	PIN	_E9	Yes	
GPIO_0[24]	Location	PIN	_C9	Yes	
GPIO_0[25]	Location	PIN	_D9	Yes	
GPIO_0[26]	Location	PIN	_E11	Yes	
GPIO_0[27]	Location	PIN	_E10	Yes	
GPIO_0[28]	Location	PIN	_C11	Yes	
GPIO_0[29]	Location	PIN	B11	Yes	

24 of 27

GPIO_0[30]	Location	PIN_A12	Yes	
GPIO_0[31]	Location	PIN_D11	Yes	
GPIO_0[32]	Location	PIN_D12	Yes	
GPIO_0[33]	Location	PIN_B12	Yes	
GPIO_1_IN[()] Loc	ation PIN_	Т9	Yes
GPIO_1[0]	Location	PIN_F13	Yes	
GPIO_1_IN[1	l] Loc	ation PIN_	R9	Yes
GPIO_1[1]	Location	PIN_T15	Yes	
GPIO_1[2]	Location	PIN_T14	Yes	
GPIO_1[3]	Location	PIN_T13	Yes	
GPIO_1[4]	Location	PIN_R13	Yes	
GPIO_1[5]	Location	PIN_T12	Yes	
GPIO_1[6]	Location	PIN_R12	Yes	
GPIO_1[7]	Location	PIN_T11	Yes	
GPIO_1[8]	Location	PIN_T10	Yes	
GPIO_1[9]	Location	PIN_R11	Yes	
GPIO_1[10]	Location	PIN_P11	Yes	
GPIO_1[11]	Location	PIN_R10	Yes	
GPIO_1[12]	Location	PIN_N12	Yes	
GPIO_1[13]	Location	PIN_P9	Yes	
GPIO_1[14]	Location	PIN_N9	Yes	
GPIO_1[15]	Location	PIN_N11	Yes	
GPIO_1[16]	Location	PIN_L16	Yes	
GPIO_1[17]	Location	PIN_K16	Yes	
GPIO_1[18]	Location	PIN_R16	Yes	
GPIO_1[19]	Location	PIN_L15	Yes	
GPIO_1[20]	Location	PIN_P15	Yes	
GPIO_1[21]	Location	PIN_P16	Yes	
GPIO_1[22]	Location	PIN_R14	Yes	
GPIO_1[23]	Location	PIN_N16	Yes	
GPIO_1[24]	Location	PIN_N15	Yes	
GPIO_1[25]	Location	PIN_P14	Yes	
GPIO_1[26]	Location	PIN_L14	Yes	
GPIO_1[27]	Location	PIN_N14	Yes	
GPIO_1[28]	Location	PIN_M10	Yes	

_		
Y	es	

GPIO_	1[29]	Locatio	on	PIN_L	13	Yes
GPIO	1[30]	Locatio	on	PIN_J1	6	Yes
GPIO_	1[31]	Locatio	on	PIN_K	15	Yes
GPIO_	1[32]	Locatio	on	PIN_J1	3	Yes
GPIO_	1[33]	Locatio	on	PIN_J1	4	Yes
qspb	Locatio	on	PIN_A	2	Yes	
qsa	Locatio	on	PIN_A	.8	Yes	
qsb	Locatio	on	PIN_B	8	Yes	
ct[0]	Locatio	on	PIN_A	.12	Yes	
leds[0]	Locatio	on	PIN_A	.5	Yes	
ct[1]	Locatio	on	PIN_C	11	Yes	
leds[1]	Locatio	on	PIN_B	6	Yes	
ct[2]	Locatio	on	PIN_E	11	Yes	
leds[2]	Locatio	on	PIN_B	7	Yes	
ct[3]	Locatio	on	PIN_C	9	Yes	
leds[3]	Locatio	on	PIN_A	.7	Yes	
leds[4]	Locatio	on	PIN_C	8	Yes	
leds[5]	Locatio	on	PIN_E	7	Yes	
leds[6]	Locatio	on	PIN_E	8	Yes	
leds[7]	Locatio	on	PIN_F	9	Yes	
kpc[3]	Locatio	on	PIN_D	5	Yes	
kpc[2]	Locatio	on	PIN_A	.6	Yes	
kpc[1]	Locatio	on	PIN_D	6	Yes	
kpc[0]	Locatio	on	PIN_C	6	Yes	
kpr[0]	Locatio	on	PIN_E	9	Yes	
kpr[1]	Locatio	on	PIN_F	8	Yes	
kpr[2]	Locatio	on	PIN_D	8	Yes	
kpr[3]	Locatio	on	PIN_E	6	Yes	
rgb_dii	1	Locatio	on	PIN_D	9	Yes
rgb_cll	ĸ	Locatio	on	PIN_E	10	Yes
rgb_cs	Locatio	on	PIN_B	11	Yes	
rgb_dc	Locatio	on	PIN_D	11	Yes	
rgb_res	Locatio	on	PIN_B	12	Yes	
jstk_se	1	Locatio	on	PIN_G	15	Yes
adc_cs	_n	Locatio	on	PIN_A	10	Yes

BCIT, BEng Ele	ctrical	ELEX 762	0: Signal	Processir	ng and Filtering
adc_saddr	Location	PIN_B10	Yes		
adc_sdat	Location	PIN_A9	Yes		
adc_sclk	Location	PIN_B14	Yes		
spkr Locati	on PIN_H	B3 Yes			
point Locati	on PIN_I	D12 Yes			
jstk_sel	Weak Pull-U	p Resistor	On	Yes	lab1
PBY Locati	on PIN_J	V14 Yes			
PBR Locati	on PIN_H	K15 Yes			
PBG Locati	on PIN_I	L13 Yes			
PBB Locati	on PIN_N	N14 Yes			
LAMPS[0]	Location	PIN_L14	Yes		
LAMPS[1]	Location	PIN_M10	Yes		
LAMPS[2]	Location	PIN_J16	Yes		
LAMPS[3]	Location	PIN_J13	Yes		

Report for Simon Game Project