

Persistence of Vision LED display


ELEX 7660

Russell Nicolas

Introduction

Persistence of vision is a type of optical illusion that takes advantage of "still frames" in time. In real life there are no "still frames" but the human eye can only perceive time at a certain rate. Using this optical illusion, flashing LEDs at a certain rate as it passes through time can emulate a still image.

Background



Working Code

```
module project2 ( input logic CLOCK_50,          // 50 MHz clock
                  input logic mag,              // Magnet sensor
                  output logic [4:0] leds);      // 5 LEDs

    logic [31:0] count ;

    always_ff@(posedge CLOCK_50) begin
    if (!mag)
        count <= 0;    // turn off LEDs when passes by magnet
    else
        // reset counter
        count <= count ? count - 1'd1 : 32'd50000000;
    end

    // Spell "HELLO" with LEDs
    always_ff@(posedge CLOCK_50) begin

        // H
        if (count < 32'd50000000 && count > 32'd48900000)
            leds <= 5'b1_1111;
        else if (count < 32'd48900000 && count > 32'd47800000)
            leds <= 5'b0_0100;
        else if (count < 32'd47800000 && count > 32'd46700000)
            leds <= 5'b1_1111;

        // Space
        else if (count < 32'd46700000 && count > 32'd45600000)
            leds <= 5'b0_0000;

        // E
        else if (count < 32'd45600000 && count > 32'd44500000)
            leds <= 5'b1_1111;
        else if (count < 32'd44500000 && count > 32'd43400000)
            leds <= 5'b1_0101;
        else if (count < 32'd43400000 && count > 32'd42300000)
            leds <= 5'b1_0001;

        // Space
        else if (count < 32'd42300000 && count > 32'd41200000)
            leds <= 5'b0_0000;

        // L
        else if (count < 32'd41200000 && count > 32'd40100000)
            leds <= 5'b1_1111;
        else if (count < 32'd40100000 && count > 32'd39000000)
            leds <= 5'b0_0001;
        else if (count < 32'd39000000 && count > 32'd37900000)
            leds <= 5'b0_0000;
```

```

// Space
else if (count < 32'd3790000 && count > 32'd3680000)
    leds <= 5'b0_0000;

// L
else if (count < 32'd3680000 && count > 32'd3570000)
    leds <= 5'b1_1111;
else if (count < 32'd3570000 && count > 32'd3460000)
    leds <= 5'b0_0001;
else if (count < 32'd3460000 && count > 32'd3350000)
    leds <= 5'b0_0000;

// Space
else if (count < 32'd3350000 && count > 32'd3240000)
    leds <= 5'b0_0000;

// 0
else if (count < 32'd3240000 && count > 32'd3130000)
    leds <= 5'b1_1111;
else if (count < 32'd3130000 && count > 32'd3020000)
    leds <= 5'b1_0001;
else if (count < 32'd3020000 && count > 32'd2910000)
    leds <= 5'b1_1111;

// Space
else if (count < 32'd2910000 && count > 32'd2800000)
    leds <= 5'b0_0000;

else leds <= 5'b0_0000;

end

p11 p110 ( .inc1k0(CLOCK_50), .c0(clk) );
endmodule

```

```

module pll ( inclk0, c0);

    input    inclk0;
    output   c0;

    wire [0:0] sub_wire2 = 1'h0;
    wire [4:0] sub_wire3;
    wire  sub_wire0 = inclk0;
    wire [1:0] sub_wire1 = {sub_wire2, sub_wire0};
    wire [0:0] sub_wire4 = sub_wire3[0:0];
    wire  c0 = sub_wire4;

    altpll altpll_component ( .inclk (sub_wire1), .clk
        (sub_wire3), .activeclock (), .areset (1'b0), .clkbad
        (), .clkena ({6{1'b1}}), .clkloss (), .clkswitch
        (1'b0), .configupdate (1'b0), .enable0 (), .enable1 (),
        .extclk (), .extclkena ({4{1'b1}}), .fbin (1'b1),
        .fbmimicbidir (), .fbout (), .fref (), .icdrclk (),
        .locked (), .pfdena (1'b1), .phasecounterselect
        ({4{1'b1}}), .phasedone (), .phasestep (1'b1),
        .phaseupdown (1'b1), .pllena (1'b1), .scanaclr (1'b0),
        .scanclk (1'b0), .scanclkena (1'b1), .scandata (1'b0),
        .scandataout (), .scandone (), .scanread (1'b0),
        .scanwrite (1'b0), .sclkout0 (), .sclkout1 (),
        .vcooverrange (), .vcounderrange ());

    defparam
        altpll_component.bandwidth_type = "AUTO",
        altpll_component.clk0_divide_by = 25000,
        altpll_component.clk0_duty_cycle = 50,
        altpll_component.clk0_multiply_by = 1,
        altpll_component.clk0_phase_shift = "0",
        altpll_component.compensate_clock = "CLK0",
        altpll_component.inclk0_input_frequency = 20000,
        altpll_component.intended_device_family = "cyclone IV E",
        altpll_component.lpm_hint = "CBX_MODULE_PREFIX=lab1clk",
        altpll_component.lpm_type = "altpll",
        altpll_component.operation_mode = "NORMAL",
        altpll_component pll_type = "AUTO",
        altpll_component.port_activeclock = "PORT_UNUSED",
        altpll_component.port_areset = "PORT_UNUSED",
        altpll_component.port_clkbad0 = "PORT_UNUSED",
        altpll_component.port_clkbad1 = "PORT_UNUSED",
        altpll_component.port_clkloss = "PORT_UNUSED",
        altpll_component.port_clkswitch = "PORT_UNUSED",
        altpll_component.port_configupdate = "PORT_UNUSED",
        altpll_component.port_fbin = "PORT_UNUSED",
        altpll_component.port_inclk0 = "PORT_USED",
        altpll_component.port_inclk1 = "PORT_UNUSED",

```

```

altp11_component.port_locked = "PORT_UNUSED",
altp11_component.port_pfdena = "PORT_UNUSED",
altp11_component.port_phasecounterselect = "PORT_UNUSED",
altp11_component.port_phasedone = "PORT_UNUSED",
altp11_component.port_phasestep = "PORT_UNUSED",
altp11_component.port_phaseupdown = "PORT_UNUSED",
altp11_component.port_pllena = "PORT_UNUSED",
altp11_component.port_scanaclr = "PORT_UNUSED",
altp11_component.port_scanclk = "PORT_UNUSED",
altp11_component.port_scanclkena = "PORT_UNUSED",
altp11_component.port_scandata = "PORT_UNUSED",
altp11_component.port_scandataout = "PORT_UNUSED",
altp11_component.port_scandone = "PORT_UNUSED",
altp11_component.port_scanread = "PORT_UNUSED",
altp11_component.port_scanwrite = "PORT_UNUSED",
altp11_component.port_clk0 = "PORT_USED",
altp11_component.port_clk1 = "PORT_UNUSED",
altp11_component.port_clk2 = "PORT_UNUSED",
altp11_component.port_clk3 = "PORT_UNUSED",
altp11_component.port_clk4 = "PORT_UNUSED",
altp11_component.port_clk5 = "PORT_UNUSED",
altp11_component.port_clkena0 = "PORT_UNUSED",
altp11_component.port_clkena1 = "PORT_UNUSED",
altp11_component.port_clkena2 = "PORT_UNUSED",
altp11_component.port_clkena3 = "PORT_UNUSED",
altp11_component.port_clkena4 = "PORT_UNUSED",
altp11_component.port_clkena5 = "PORT_UNUSED",
altp11_component.port_extclk0 = "PORT_UNUSED",
altp11_component.port_extclk1 = "PORT_UNUSED",
altp11_component.port_extclk2 = "PORT_UNUSED",
altp11_component.port_extclk3 = "PORT_UNUSED",
altp11_component.width_clock = 5;

```

```
endmodule
```

References
