# REE-RO

# A Responsive Autonomous Robot



Ree-Ro is a little robot that does not like loud noises or sounds. It will "eat" the sound, and attempt to find where the sound is. In this implementation. It works best with sine waves.

Ree-Ro incorporates hardware, software, and mechanical parts. Inside Ree-Ro's is a sound envelope detector circuit that is connected to the ADC of the DEo-Nano FPGA board. Ree-ro's mobility is supported by two stepper motors connected to wheels.

The focus of this project is to give basic autonomy to a moving robot.

Bea Venzon, Lulu Li 4/16/2017

# Contents

Introduction	4
Project Goals	4
Baseline Goals	4
High Level	4
Low-Level	4
Stretch Goals	4
High Level	4
Suggestions for Future Work	5
Power Connections	6
System Design Overview	
Module Descriptions	8
Audio Detection	9
Mic Module	9
Cone	10
Sound Envelope Detection Circuit	11
Body	12
Mobilization	17
Stepper Motor	17
Motor Basics	18
Motor Connection Block Diagrams	19
Motor Schematic	20
Steering	21
Testing	21
Code	22
Firmware	22
SystemVerilog/Verilog Code	24
Top Level Module	24
Interface Logic	27
Motor Control Modules	31
Pin Assignments	34
Testbench	
Steering Control Test Bench	
Mechanical Drawings	39

Pho	otos	. 44
Р	Printing Process	. 45
F	inal Results	. 46

# Figures

Figure 1: Power Connection to Parts of Ree-Ro	6
Figure 2: Top Level Overview of Ree-Ro	7
Figure 3: RTL View of Reero	7
Figure 4: Reero IP Block	7
Figure 5: Mic Module [1]	9
Figure 6: Cone – Isometric View	10
Figure 7: Sound Level Detection Block Diagram	11
Figure 8: Sound Level Detection Circuit*	11
Figure 9: Ree-ro – Complete View (Outside)	12
Figure 10: Ree-ro, Bottom Level	13
Figure 11: Ree-ro, Top Level	14
Figure 12: Ree-ro, Back Cover	15
Figure 13: Reero, Bottom View	16
Figure 14: Stepper Motor and Breakout Board	17
Figure 15: Motor wiring diagram	
Figure 16: Block Diagram of Motor Connections	19
Figure 17: Schematic of motor connection to FPGA	20
Figure 18: Steering Control Waveform	21
Figure 19: State Controller Schematic	27
Figure 20: FIFO Schematic	27
Figure 21: 3D Printing Process — Body	45
Figure 22: 3D Printing Process — Wheels	45
Figure 23: Complete Assembly	46
Figure 24: Ree-Ro Front View	46
Figure 25: Ree-Ro Angle View	47
Figure 26: Ree-Ro Side View	

#### INTRODUCTION

The purpose of this project is to construct a mobile robot that can locate the source of a stationary sound of a known frequency autonomously, while avoiding obstacles. One can conceive of many ways that audio source localization on an autonomously roving robot can be applied in doing tasks that are dangerous to the average human, such as locating the source of a ticking time bomb or finding the source of the suspicious shuffling in the basement late at night. This robot accomplishes neither of these.

Introducing Ree-ro: a Responsive Robot with a vengeance. Ree-ro is equipped with two wheels that gives it the ability to move forward and turn left or right. The wheels are powered by 28-BYJ-48 motors. To explore the environment, Ree-ro is equipped with a sound sensor. A combination of hardware and software is used to process the sound. The sound is pre-amplified and filtered, until ultimately passing through an envelope detector an averager. If the sound is a sine wave, the expected waveform is a relatively flat envelope with a voltage level that varies with sound level. Within the FPGA, some further averaging is done in code.

### **PROJECT GOALS**

#### **Baseline Goals**

## High Level

- A robot that responds to sound and locate the direction of the loudest sound, given that the source is a sine wave.
  - Turn left or right by comparing sound averages.

#### Low-Level

- Design and build a circuit that can detect the envelope of a sine wave
- Get the motors to run
- Write a simple algorithm for approaching a sound source

#### Stretch Goals


## High Level

- The robot (Ree-ro) should be able to avoid obstacles using ultrasonic sensors
  - o The sensor will detect the distance, and sends a stop signal
- When sound level goes below a certain threshold for a certain amount of time, Ree-ro will go into a sleep state
- Have a personality
  - Play prerecorded voice clips for example:
    - Upon finding sound source: FIGHT ME!
    - Detect no sound: Good-night
- Have two displays that are the eyes
  - Have different expressions depending on the situation
    - When approaching an obstacle: O O
    - Upon finding the sound source:  $\geq \leq$
    - When going to sleep: \* \* \*

# Suggestions for Future Work

- Implementing the stretch goals.
- Experiment with using different mic shapes. Consider using a parabolic mic for better directional properties.
- Consider using multiple mics to triangulate the sound.
- ❖ Instead of having Ree-ro react to sound level, make Ree-ro react to the tempo of the sound. The sound envelope detection circuit would not be in use for this implementation, and the tempo of the sound must be derived by some method with hardware and/or software.

## **POWER CONNECTIONS**




Ree-ro is powered by a portable battery charger for phones. To interface this, we used a stripped end of an old USB cable. The left motor, right motor, and the FPGA then gets power from the prototype board.

We would recommend using a female micro-USB break out board to avoid stripping the wire of the USB cable.

The FPGA provides a 3.3V output, which was used to power the mic circuit. The wire bringing out the power from our FPGA is white and black, corresponding to 3.3V and ground respectively.

# SYSTEM DESIGN OVERVIEW



# Module Descriptions

Module	Description			
Processor Code &	This module handles taking samples from the ADC and sends control signals to			
ADC Module	the steering module (rest, move forward, left, right).			
	This is a modified version of Lab 5 (FIFO), with added outputs for the Steering			
	Module.			
State Control	State control is a register that holds the value that corresponds to the motion and			
	direction of the motor.			
				1
		Value	Action	
		000	Rest	
		001	Forward	
		o10 Turn Left		
		011	Turn Right	
		ıXX	Reset	
Steering	The steering module is an interface between the processor and the left and right			
	stepper motor modules.			
Stepper	This module goes through the stepper sequence for each motor.			

## **AUDIO DETECTION**

## Mic Module

The sound module that was used is an Electret Microphone Amplifier breakout board which uses the MAX 4466 with an adjustable gain potentiometer. More gain was needed to maximize the resolution of the detected sound, so additional circuitry was added (see section: Sound Envelope Detection Circuit).




Figure 5: Mic Module [1]

# Cone


To make the sound more directional, a 3D printed cone was used to direct the sound to the mic. Around the mic, foam was used to further insulate the cone, and in the final build of Ree-ro, the mic is placed inside the body to reduce the sound coming from the back.


The dimensioned mechanical drawings are included in the end.



# Sound Envelope Detection Circuit

Below is a functional block diagram of the sound level detection circuit, followed by the actual circuit. The sound level detection circuit detects the envelope of the audio signal from the mic to a corresponding DC level between o V to 3.3V.






### \* Application Notes:

- R<sub>3</sub> or R<sub>2</sub> is a potentiometer to make the gain adjustable. R<sub>4</sub> is also a potentiometer, to make the low pass filter adjustable.
- Ceramic capacitors were used; there's no guarantee that an electrolytic one would work.
- C1 just has to be a suitably large capacitor, to be used for AC coupling. (Note that C1 and R1 form a high pass filter).
- The low pass filter stage at the final stage is not as important; only use it if the diode detector circuit does not filter enough. If a larger capacitor than .33uF is available, add one too.
- The FPGA's 3.3V output is sufficient for powering this circuit. If, for whatever reason, the user decides to increase the supply voltage of the mic and the op amps to a value greater than 3.3 V (the mic can have an input voltage between 2.7 V to 5.5V), it will be important to have the over/under voltage protection diodes at the final stage of the circuit, with the positive reference tied to a 3.3V source.

## **BODY**

Ree-ro's was modeled in CAD and was 3D printed. The features were designed to have an anthropomorphic appearance – having eyes and a mouth, to show an expressive personality.


The following figures below show a functional overview of Ree-ro's mechanical build. The dimensioned mechanical drawings are shown in the end.




Inside Ree-ro, there are two levels. The bottom level houses the charger and the stepper motors. There are mounting holes for the stepper motors, which are secured with a screw and a nut. The stepper motor drivers breakout boards, which are not shown, were placed on standoffs and attached on the side walls.




On the top level, there is a removable shelf where the FPGA and the sound level detection board is placed. The mounting holes are for the FPGA and the sound level detection board was placed on standoffs and attached to the shelf with double sided tape. The mic is encased in cylindrical foam, and the pointed stand-offs are meant to pierce through the foam.



The width of the back cover panel fits into the slits in the back.



Stand-offs were placed on the bottom for balance.



## **MOBILIZATION**

## Stepper Motor

Ree-Ro's mobility comes from two wheels attached to its sides. The motors we used are two small 5V DC stepper motors that could be purchased from Amazon. The chip we use with the motor is ULN2003A. On Amazon, the breakout board mounted with the ULN2003A comes with the motors.

The inner dimensions of the holes in the wheel were sized to fit the stepper motor shaft.



Figure 14: Stepper Motor and Breakout Board

### **Stepper Motor Properties:**

❖ Model: 28BYJ-48 Rated Voltage: 5V DC Number of Phase: Speed Variation Ratio: 1/64 Stride Angle: 5.625°/64 Frequency: 100Hz DC resistance:  $50\Omega \pm 7\%(25^{\circ}C)$ Idle In-traction Frequency: > 600Hz ❖ Idle Out-traction Frequency: > 1000Hz

In-traction Torque: > 34.3mN.m(120Hz)
 Self-positioning Torque > 34.3mN.m
 Friction torque: 600-1200 gf.com
 Pull in torque: 300gf.com
 Insulated resistance: >10MΩ(500V)
 Insulated electricity power: 600VAC/1mA/1s

Insulation grade:

Rise in Temperature: <40K(120Hz)</p>

❖ Noise: <35dB(120Hz, No load, 10cm)</p>

#### **Motor Basics**




Table 1: Alternate Naming Used

Blue	Α	Bit [o]
Yellow	A/	Bit [2]
Pink	В	Bit [1]
Orange	B/	Bit [3]


Table 2: Stepping Sequence

	Step							
	0:	1:	2:	3:	4:	5:	6:	7:
Α	1	0	0	0	0	0	1	1
В	1	1	1	0	0	0	0	0
A/	0	0	1	1	1	0	0	0
B/	0	0	0	0	1	1	1	0

The stepping sequence displayed in Table 2 is used in our motor.sv module. Table 2 shows from top to bottom the least significant bit (LSB) to most significant bit (MSB) corresponding to the decoder in motor.sv.

This stepping sequence combined with the ULN2003A rotates the motor shaft clockwise. For Ree-Ro to move forward, the right wheel should turn clockwise while the left wheel should turn counter-clockwise. To do that, we need to reverse the step sequence in our left motor by counting downwards, instead of upwards.


# Motor Connection Block Diagrams



## Motor Schematic

Table 3: Pin Connections

ULN2003 Pins	Breakout Board Pins
Pin 16:	IN <sub>1</sub>
Pin 15:	IN <sub>2</sub>
Pin 14:	IN <sub>3</sub>
Pin 13:	IN <sub>4</sub>




The breakout board internally connects the common (Pin 9) of the chip to the positive power pin of the board. The red (common wire) of the motor is also internally connected to the power pin. So, by connecting 5V to the supply pins of the board, power is supplied to the board and the motor. The connector on the board that is used to connect to the motor is keyed, so don't worry about connecting the motor backwards.

#### Simulation Results

# Steering

## Waveform



Note: for simulation, the clock division is only 2, as we only needed to test if the clock division works as it should be.

Stepper sequence is also simulated in the waveform above.

## Testing

For testing, we brought out our data[2:0] and write signal out into four unused GPIO\_o pins for testing the logic of our steercontrol.sv. We then connected the four signals to a SPDT Grayhill switches to manually simulate the data signals.

### CODE

#### **Firmware**

```
/* REERO CONTROLLER : reero.c
 Determines the direction that the motor will move by comparing a
 previous average of sound samples with the current one.
 Written by: Bea Venzon
 Date: March \overline{20}, \overline{2017}
 Modified: April 5, 2017
#include <stdlib.h>
#include "unistd.h"
                   /* for usleep() */
#include "..\reero c bsp\system.h"
// Timing constants
#define
                 NSAMPLES
                                  1000
                 // Do NOT exceed 65,535; will overflow !!!
#define
                 msDelay 1000
                 // usec --> 1000 usec = 1 msec
#define
                 MOTOR_RUNTIME 4000 // msec
                TURN_RUNTIME
                                              // msec
// msec
#define
                                  1500
#define
                 WAIT
                                   1000
                                  100
#define
                 SAMP usleep
                                              // usec
// Control signals for steering module
#define
                 REST
#define
                 FORWARD
                                         1
#define
                 RIGHT
#define
                 LEFT
                                   3
#define
                RESET
#define
                SETDIR(x)
                             (*(int*)STATECONTROLLER 0 BASE) = (x)
int main()
     SETDIR(RESET); // reset
     unsigned int n ;
     unsigned int totSound, currentSound, prevSound, currentDir,
                  prevDir ;
     totSound = currentSound = prevSound = 0;
     int *padc = (int*) STRM IN BASE ;
     while (1) {
     currentDir = REST ;
     SETDIR(currentDir);
     // Allow robot to stabilize before taking samples
     for (n = 0; n < WAIT; n++)
           usleep (msDelay) ;
     // Sample and average sound
     totSound = currentSound = 0;
```

```
for (n = 0; n < NSAMPLES; n++) {
            int data = padc[0] ;
            totSound += data&0xffff ;
            usleep(SAMP usleep) ;
      currentSound = totSound / NSAMPLES ;
// Direction control
      if( prevSound > currentSound ) {
            if ( prevDir == LEFT ) {
                  currentDir = RIGHT ;
                  SETDIR(currentDir) ;
            }
            else{
                  currentDir = LEFT ;
                  SETDIR(currentDir) ;
      }
      else{
            currentDir = FORWARD ;
            SETDIR(currentDir);
if ((currentDir == LEFT) || (currentDir == RIGHT)) {
      for(n = 0; n < TURN RUNTIME; n++)</pre>
            usleep(msDelay) ;
SETDIR (FORWARD) ;
// Store previous value before next cycle
prevDir = currentDir ;
prevSound = currentSound ;
// The time that the motor is running
for(n = 0; n < MOTOR RUNTIME; n++)</pre>
     usleep(msDelay) ;
return 0;
```

## SystemVerilog/Verilog Code


## Top Level Module


```
// lab5top.sv - top-level module for ELEX 7660 lab 5
// Ed.Casas 2017-2-14
// This module was modified to be the top level module for Reero
// Modified by: Bea Venzon
// Modified date: April 4, 2017
module lab5top
   input logic CLOCK 50,
  output logic [7:0] LED,
   input logic [1:0] KEY,
   // ADC SPI interface
  output logic [3:0] stepperL,
  output logic [3:0] stepperR,
     output logic [2:0] state  // state output
   // instantiates a Nios 2 processor with SDRAM memory and
   // ready/valid input for 'myfifo'. System defined in
   // lab5.qsys.
   reero u0
     .clk clk (clk),
                       // clock 50.clk
     .reset reset n (reset_n), // reset.reset
     .stin idata(data), // connected to myfifoshim stream inputs
     .stin iready(ready),
      .stin ivalid(valid),
      .state export (state) // state register
     );
     steercontroller st0
      (
                               // connect clock
      .clk
                      (clk),
      .state (state),
      .stepperL (stepperL),
      .stepperR (stepperR)
   // Instatiate an SPI master for the DEO-Nano ADC. Reads from
   // ADC SPI pins, outputs to a ready/valid interface that feeds
     // 'myfifo'.
   logic ready ;
   logic valid ;
```

```
logic [31:0] data ;
   logic reset n, clk ;
   assign clk = CLOCK 50 ;
   assign reset n = KEY[0] ;
   adcspi a0
      .sclk(ADC SCLK), .mosi(ADC SADDR), .ssn(ADC CS N), // SPI master
      .miso(ADC SDAT),
      .ready(ready),
      .valid(valid),
                            // data out
      .data(data),
      .clk(clk), .reset(~reset n) );
   // copy MS ADC bits to LEDs for debug
   assign LED = { data[27:24], data[11:8] };
endmodule
// -- start of adcspi.sv ---
// SPI master interface for TI ADC128S022
// for ELEX 7660 201710 Lab 5
// Ed.Casas 2017-2-16
// reads channels 0 and 1
// sclk is clk is divided by 16
// output is 16-bit samples from channels 0 and 1
// samples packed into 32 bits (ch 0 in MS byte)
// ADC128S0022 interface:
// 16 bit transfers
// mosi and cs* change on falling edge of sclk
// mosi bits 13:11 are (next) channel number
// miso sampled on rising edge of sclk
// miso data is on ls 12 bits of miso
// sample rate is sclk rate / 16
// sample rate must be 50 to 200 kHz
// sclk rate must be 800 kHz to 3.2 MHz
// e.g. 50 MHz / 32 = 1.5625 MHz sclk, ~98kHz sampling
// mosi timing relative to rising edge of sclk:
// setup is >10ns, hold >10ns
// miso timing is relative to falling edge of sclk:
// access is <27ns, hold ~4ns
module adcspi
    output logic sclk, mosi, ssn, // SPI master
```

```
input logic miso,
                      // ready/valid data out
   input logic ready,
   output logic valid,
   output logic [31:0] data,
   input logic clk, reset ) ;
  parameter MISO = {5'b00001,27'b0} ;
  // clock/bit counter
  struct packed {
     logic wordcnt ;
     logic [3:0] bitcnt ;
     logic sclk ;
     logic [3:0] clkcnt ; } cnt, cnt next ;
  logic [31:0] sr ;  // shift register
  logic rising, falling, done ;
  assign sclk = cnt.sclk ;
  // done all bits
  assign done = cnt ==? '{'1,'1,'1,'1};
  // clock/bit counter
  assign cnt next = ( reset || done ) ? '0 : cnt+1'b1 ;
  always@(posedge clk)
    cnt <= cnt next ;</pre>
  assign rising = cnt next.sclk && ~cnt.sclk ;
  assign falling = ~cnt next.sclk && cnt.sclk ;
  always@(posedge clk) begin
                       // shift mosi out
     if ( falling )
      mosi <= sr[31] ;
     if ( rising )
                            // shift miso in
      sr \le {sr[30:0], miso};
     if ( done ) begin
       data <= sr; // copy to parallel out
                            // channel select serial out
        sr <= MISO ;</pre>
        mosi <= MISO[31] ;
        valid <= '1 ;
                            // data ready
     end
     valid <= '0 ;</pre>
  end
  always@(posedge clk) // run continously
    ssn <= reset ;
endmodule
```

# Interface Logic





#### State Register

```
// statecontrol.sv
// Statecontrol is a register that holds the value of the next
\ensuremath{//} state for Reero. This is for interfacing between the IP block
// containing the CPU and the steering module.
// Author: Bea Venzon
// Date: April 6, 2017
module statecontrol
                          ( input logic [31:0] data, // from databus
                            input logic clk,
                            input logic write,
                            input logic reset,
                           output logic [2:0] state );
      logic [2:0] state next ;
      always ff @(posedge clk) begin
            state <= state next ;</pre>
      end
      always comb begin
             if ( reset ) state next = '0;
             else state next <= write ? data[2:0] : state ;</pre>
      end
endmodule
```

#### State Register Shim

```
// statecontrolshim.v
// This is a shim that defines the ports of the state module in
// Verilog-2001 syntax and instantiates it.
// Written by: Bea Venzon
// Date: April 4, 2017
module statecontrolshim
 #( parameter fclk = 50000000 )
  );
  statecontrol #( fclk ) statecontrol0 // fclk is clock frequency, Hz
   // on/off output for audio
   .state(coe state),
   .reset (reset),
    .clk(clk) ) ;
endmodule
```

#### FIFO (from Lab 5)

```
// myfifo.sv - FIFO with ready/valid input and output
// for ELEX 7660 201710 lab 5
// Author: Bea Venzon
// Date: March 9, 2017
module myfifo
    input logic ivalid,
input logic [31:0] idata,
    output logic ovalid,
    output logic [31:0] odata,
    input logic reset, clk ) ;
                          // bit width of address pointer
  parameter W = 3 ;
  parameter N = 8 ;
                            // depth of RAM
  logic [31:0] RAM [0:(N-1)];
  logic [(W-1):0] readp, readp next, writep, writep next;
  always ff @ ( posedge clk ) begin
     readp <= readp next ;</pre>
       writep <= writep next ;</pre>
       end
  always_comb begin
     if ( reset ) begin
           writep next = 0;
           readp next = 0;
     end
    // FIFO status bits
     iready = (readp != ( (writep + 1) < N ? (writep + 1) : 0 ))
? 1'b1 : 1'b0 ;
     ovalid = (readp != writep) ? 1'b1 : 1'b0 ;
     // Increment write pointer
       if ( ivalid && iready )
                 writep next = (writep < (N - 1))? (writep + 1)
: 0 ;
       else
             writep_next = writep;
       // Increment read pointer
       if ( oready && ovalid )
            readp next = ( readp < (N - \frac{1}{1}) ? ( readp + \frac{1}{1} ) : 0 ;
            readp next = readp;
```

```
end endmodule
```

## FIFO Shim (from Lab 5)

```
// Author: Ed Casas
\color{red} \textbf{module} \ \textbf{myfifoshim}
    input wire ivalid,
    input wire [31:0] idata,
    output wire valid,
    output wire [31:0] data,
    input wire reset, clk );
  // instantiate the System Verilog (.sv) implementation
  myfifo fifo0
     .iready(iready),
     .ivalid(ivalid),
     .idata (idata),
     .oready (ready),
     .ovalid(valid),
     .odata (data),
     .reset(reset), .clk(clk) );
endmodule
```

#### Motor Control Modules

## Steering Control

```
// steercontrol.sv
// Top module to turn on and off the left and right wheel of ReeRo.
// The counter for the stepper sequence is included in this module as
// both the left and right wheel are using the same counter.
// Author: Lulu Li
// Date: March 29, 2017
// Modified Date: April 4, 2017
module steercontroller ( input logic [2:0] state, // signal from data bus
                       output logic [3:0] stepperL, stepperR,
                       input logic clk ) ;
// count from 0-7 corresponding to stepper sequence
      logic [2:0] seqcntL;
      logic [2:0] seqcntL_next;
      logic [2:0] seqcntR;
      logic [2:0] seqcntR next;
      // Divide 50Mhz FPGA clock to 5kHz for the stepper motor.
      logic [23:0] clkdiv, clkdiv next;
      parameter clkdivmax = 24'd249999; // running at 200Hz
      //parameter clkdivmax = 23'd2;
                                            // for testbench
      motor motor L (.count(seqcntL), .stepper(stepperL));
      motor motor R (.count(seqcntR), .stepper(stepperR));
      always ff @(posedge clk)begin
                  clkdiv <= clkdiv next;</pre>
                  seqcntL <= seqcntL next;</pre>
                  seqcntR <= seqcntR next;</pre>
      end
      always comb begin
            // Reset initial values.
            if(state[2]) begin
                  seqcntL next = '0;
                  segcntR next = '0;
                  clkdiv next = clkdivmax;
            end
            else begin
                  clkdiv next = !clkdiv? clkdivmax: clkdiv - 24'b1;
                  case (state[1:0])
                        0: begin // Stopped
                               seqcntL next = seqcntL;
                               seqcntR next = seqcntR;
                        end
// Moving forward.
// Left wheel turn ccw (counting down); right wheel turn cw (counting up)
                        1: begin
                               segcntL next = !clkdiv? (segcntL - 1'b1) :
segcntL;
```

```
seqcntR next = !clkdiv? (seqcntR + 1'b1) :
seqcntR;
                        end
// Turning right.
// Left wheel on, right wheel off.
                        2: begin
                              seqcntL_next = !clkdiv? (seqcntL - 1'b1):
seqcntL;
                              seqcntR_next = seqcntR;
                        end
// Turning left.
// Left wheel off, right wheel on.
                        3: begin
                              seqcntL_next = seqcntL;
                              seqcntR_next = !clkdiv? (seqcntR + 1'b1):
seqcntR;
                        end
                  endcase
            end
      end
endmodule
```

#### Motor

```
// steercontrol.sv
// This module is a lookup table for the step sequence of the 28byj-48
// unipolar stepper motor.
      // Stepper[0]: Blue wire
      // Stepper[1]: Pink wire
      // Stepper[2]: Yellow wire
      // Stepper[3]: Orange wire
      // Blue and yellow wire makes one coil.
      // Pink and orange wire makes one coil.
// Author: Lulu Li
// Date: March 26, 2017
// Modified Date: April 4, 2017
module motor(input logic [2:0] count,
            output logic [3:0] stepper);
      always comb begin
            case (count)
                   0: stepper = 4'b0011;
                   1: stepper = 4'b0010;
                   2: stepper = 4'b0110;
                   3: stepper = 4'b0100;
                   4: stepper = 4'b1100;
                   5: stepper = 4'b1000;
                   6: stepper = 4'b1001;
                   7: stepper = 4'b0001;
            endcase
      end
endmodule
```

## Pin Assignments

```
# -----
# Copyright (C) 2016 Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any output files from any of the foregoing
# (including device programming or simulation files), and any
# associated documentation or information are expressly subject
# to the terms and conditions of the Intel Program License
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other
# applicable license agreement, including, without limitation,
# that your use is for the sole purpose of programming logic
# devices manufactured by Intel and sold by Intel or its
# authorized distributors. Please refer to the applicable
# agreement for further details.
---- #
# Quartus Prime
# Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
# Date created = 00:42:31 February 14, 2017
# Notes:
# 1) The default values for assignments are stored in the file:
          lab5 assignment defaults.qdf
  If this file doesn't exist, see file:
          assignment defaults.qdf
# 2) Altera recommends that you do not modify this file. This
   file is updated automatically by the Quartus Prime software
    and any changes you make may be lost or overwritten.
# -----
---- #
set global assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE22F17C6
set global assignment -name TOP LEVEL ENTITY lab5top
set_global_assignment -name ORIGINAL QUARTUS VERSION 16.1.0
set global assignment -name PROJECT CREATION TIME DATE "00:42:31
FEBRUARY 14, 2017"
set global assignment -name LAST QUARTUS VERSION "16.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT DIRECTORY output files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set global assignment -name MAX CORE JUNCTION TEMP 85
set location assignment PIN R8 -to CLOCK 50
set location assignment PIN A15 -to LED[0]
```

```
set location assignment PIN A13 -to LED[1]
set location assignment PIN B13 -to LED[2]
set location assignment PIN All -to LED[3]
set location assignment PIN D1 -to LED[4]
set location assignment PIN F3 -to LED[5]
set location assignment PIN B1 -to LED[6]
set location assignment PIN L3 -to LED[7]
set location assignment PIN D5 -to GPIO 0[9]
set location assignment PIN A6 -to GPIO 0[11]
set location assignment PIN D6 -to GPIO 0[13]
set location assignment PIN C6 -to GPIO 0[15]
set location assignment PIN E6 -to GPIO 0[17]
set location assignment PIN D8 -to GPIO 0[19]
set location assignment PIN E9 -to GPIO 0[23]
set location assignment PIN F8 -to GPIO 0[21]
set location assignment PIN D5 -to stepperL[0]
set location assignment PIN A6 -to stepperL[1]
set location assignment PIN D6 -to stepperL[2]
set location assignment PIN C6 -to stepperL[3]
set location assignment PIN E6 -to stepperR[0]
set location assignment PIN D8 -to stepperR[1]
set location assignment PIN F8 -to stepperR[2]
set location assignment PIN E9 -to stepperR[3]
set location assignment PIN J15 -to KEY[0]
set location assignment PIN E1 -to KEY[1]
set location assignment PIN P2 -to DRAM ADDR[0]
set location assignment PIN N5 -to DRAM ADDR[1]
set location assignment PIN N6 -to DRAM ADDR[2]
set location assignment PIN M8 -to DRAM ADDR[3]
set location assignment PIN P8 -to DRAM ADDR[4]
set location assignment PIN T7 -to DRAM ADDR[5]
set location assignment PIN N8 -to DRAM ADDR[6]
set location assignment PIN T6 -to DRAM ADDR[7]
set location assignment PIN R1 -to DRAM ADDR[8]
set location assignment PIN P1 -to DRAM ADDR[9]
set location assignment PIN N2 -to DRAM ADDR[10]
set location assignment PIN N1 -to DRAM ADDR[11]
set location assignment PIN L4 -to DRAM ADDR[12]
set location assignment PIN M7 -to DRAM BA[0]
set location assignment PIN M6 -to DRAM BA[1]
set location assignment PIN L7 -to DRAM CKE
set location assignment PIN R4 -to DRAM CLK
set location assignment PIN P6 -to DRAM CS N
set location assignment PIN G2 -to DRAM DQ[0]
set location assignment PIN G1 -to DRAM DQ[1]
set location assignment PIN L8 -to DRAM DQ[2]
set location assignment PIN K5 -to DRAM DQ[3]
set location assignment PIN K2 -to DRAM DQ[4]
set location assignment PIN J2 -to DRAM DQ[5]
set location assignment PIN J1 -to DRAM DQ[6]
set location assignment PIN R7 -to DRAM DQ[7]
set location assignment PIN T4 -to DRAM DQ[8]
set location assignment PIN T2 -to DRAM DQ[9]
set location assignment PIN T3 -to DRAM DQ[10]
```

```
set location assignment PIN R3 -to DRAM DQ[11]
set location assignment PIN R5 -to DRAM DQ[12]
set location assignment PIN P3 -to DRAM DQ[13]
set location assignment PIN N3 -to DRAM DQ[14]
set location assignment PIN K1 -to DRAM DQ[15]
set location assignment PIN R6 -to DRAM DQM[0]
set location assignment PIN T5 -to DRAM DQM[1]
   location assignment PIN L1 -to DRAM CAS N
set location assignment PIN L2 -to DRAM RAS N
set location assignment PIN C2 -to DRAM WE N
set global assignment -name PARTITION NETLIST TYPE SOURCE -section id
set global assignment -name PARTITION FITTER PRESERVATION LEVEL
PLACEMENT AND ROUTING -section id Top
set global assignment -name PARTITION COLOR 16764057 -section id Top
set global assignment -name POWER PRESET COOLING SOLUTION "23 MM HEAT
SINK WITH 200 LFPM AIRFLOW"
set global assignment -name POWER BOARD THERMAL MODEL "NONE
(CONSERVATIVE)"
set location assignment PIN A10 -to ADC CS N
set location assignment PIN B10 -to ADC SADDR
set location assignment PIN B14 -to ADC SCLK
set location assignment PIN A9 -to ADC SDAT
set global assignment -name QIP FILE reero/synthesis/reero.qip
set global assignment -name SYSTEMVERILOG FILE statecontrol.sv
set_global_assignment -name SYSTEMVERILOG_FILE steercontroller.sv
set_global_assignment -name SOURCE_FILE lab5.qsf
set global assignment -name SYSTEMVERILOG FILE motor.sv
set global assignment -name SYSTEMVERILOG FILE lab5top.sv
set global assignment -name SDC FILE lab5.sdc
set instance assignment -name PARTITION HIERARCHY root partition -to |
-section id Top
```

#### Testbench

#### Steering Control Test Bench


```
// steercontrol tb.sv
// Test bench code for steercontrol.sv
// Author: Lulu Li
// Date: March 29, 2017
module steercontrol tb();
      logic clk;
      logic reset;
      logic write;
      logic [31:0] data;
      wire [3:0] stepperL, stepperR;
      steercontrol dut(.*);
      initial begin
            // initial state
            reset = 0;
            clk = 0;
            write = 0;
            data = '0;
            repeat(2) begin
                   #10ns; clk = \simclk;
            end
            // write a reset
            write = 1;
            data = 32'd4;
            repeat(2) begin
                   #10ns; clk = \simclk;
            end
            write = 0;
            data = 'x;
            // idle for a bit
            repeat(20) begin
                   #10ns; clk = \simclk;
            end
            // write a direction
            write = 1;
            data = 32'd2;
            repeat(2) begin
                   #10ns; clk = \simclk;
            end
            write = 0;
            data = 'x;
            // idle for a bit
            repeat(20) begin
```

### MECHANICAL DRAWINGS


- 1. Cone
- 2. Wheel
- 3. Body
- 4. Shelf
- 5. Cover Plate


Note that all dimensions are stated in mm.



















### Pнотоѕ

# Printing Process




Figure 21: 3D Printing Process — Body



Figure 22: 3D Printing Process — Wheels

## Final Results




Figure 23: Complete Assembly



Figure 24: Ree-Ro Front View




Figure 25: Ree-Ro Angle View




Figure 26: Ree-Ro Side View